"A 16nm 25mm2 SoC with a 54.5x Flexibility-Efficiency Range from ..."

Paul N. Whatmough et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778002

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/WhatmoughLDHXGP19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/WhatmoughLDHXGP19
Paul N. Whatmough, Sae Kyu Lee, Marco Donato, Hsea-Ching Hsueh, Sam Likun Xi, Udit Gupta, Lillian Pentecost, Glenn G. Ko, David M. Brooks, Gu-Yeon Wei:
A 16nm 25mm² SoC with a 54.5x Flexibility-Efficiency Range from Dual-Core Arm Cortex-A53 to eFPGA and Cache-Coherent Accelerators. VLSI Circuits 2019: 34-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.