"A 4.4-5.4GHz digital fractional-N PLL using ΔΣ ..."

Mrunmay Talegaonkar et al. (2014)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2014.6858392

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/TalegaonkarAEEN14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/TalegaonkarAEEN14
Mrunmay Talegaonkar, Tejasvi Anand, Ahmed Elkholy, Amr Elshazly, Romesh Kumar Nandwana, Saurabh Saxena, Brian Young, Woo-Seok Choi, Pavan Kumar Hanumolu:
A 4.4-5.4GHz digital fractional-N PLL using ΔΣ frequency-to-digital converter. VLSIC 2014: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.