"A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh ..."

Austin Rovinski et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778031

access: closed

type: Conference or Workshop Paper

metadata version: 2023-12-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/RovinskiZAGXTDA19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/RovinskiZAGXTDA19
Austin Rovinski, Chun Zhao, Khalid Al-Hawaj, Paul Gao, Shaolin Xie, Christopher Torng, Scott Davidson, Aporva Amarnath, Luis Vega, Bandhav Veluri, Anuj Rao, Tutu Ajayi, Julian Puscar, Steve Dai, Ritchie Zhao, Dustin Richmond, Zhiru Zhang, Ian Galton, Christopher Batten, Michael B. Taylor, Ronald G. Dreslinski:
A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS. VLSI Circuits 2019: 30-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.