"A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on ..."

Shoun Matsunaga et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2012.6243781

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/MatsunagaMHKIEO12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/MatsunagaMHKIEO12
Shoun Matsunaga, Sadahiko Miura, Hiroaki Honjou, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu:
A 3.14 um² 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture. VLSIC 2012: 44-45

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.