"A 138Fsrms-Integrated-Jitter and -249dB-FoM Clock Multiplier with -51dBc ..."

Yi-An Li, Ali M. Niknejad (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8777937

access: closed

type: Conference or Workshop Paper

metadata version: 2019-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LiN19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LiN19
Yi-An Li, Ali M. Niknejad:
A 138Fsrms-Integrated-Jitter and -249dB-FoM Clock Multiplier with -51dBc Spur Using A Digital Spur Calibration Technique in 28-nm CMOS. VLSI Circuits 2019: 42-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.