"A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS."

Chun C. Lee et al. (2015)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2015.7231328

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LeeLNR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LeeLNR15
Chun C. Lee, Cho-Ying Lu, Ramya Narayanaswamy, Jad B. Rizk:
A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS. VLSIC 2015: 62-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.