"A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR With ..."

Mingqiang Guo et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778077

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/GuoMSWM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/GuoMSWM19
Mingqiang Guo, Jiaji Mao, Sai-Weng Sin, He Gong Wei, Rui Paulo Martins:
A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR With Fully-Digital Timing-Skew Calibration Based on Digital-Mixing. VLSI Circuits 2019: 76-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.