"A 56Gb/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC ..."

Yohan Frans et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2016.7573474

access: closed

type: Conference or Workshop Paper

metadata version: 2021-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/FransEHIKPSUZAB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/FransEHIKPSUZAB16
Yohan Frans, Mohamed Elzeftawi, Hiva Hedayati, Jay Im, Vassili Kireev, Toan Pham, Jaewook Shin, Parag Upadhyaya, Lei Zhou, Santiago Asuncion, Chris Borrelli, Geoff Zhang, Hongtao Zhang, Ken Chang:
A 56Gb/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16nm FinFET. VLSI Circuits 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.