"2.9TOPS/W Reconfigurable Dense/Sparse Matrix-Multiply Accelerator with ..."

Mark A. Anders et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502333

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/AndersKMSSAHK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/AndersKMSSAHK18
Mark A. Anders, Himanshu Kaul, Sanu Mathew, Vikram B. Suresh, Sudhir Satpathy, Amit Agarwal, Steven Hsu, Ram Krishnamurthy:
2.9TOPS/W Reconfigurable Dense/Sparse Matrix-Multiply Accelerator with Unified INT8/INTI6/FP16 Datapath in 14NM Tri-Gate CMOS. VLSI Circuits 2018: 39-40

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.