"A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and ..."

Ahmed M. A. Ali et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2016.7573537

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/AliDBPMZYDGLMMB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/AliDBPMZYDGLMMB16
Ahmed M. A. Ali, Hüseyin Dinc, Paritosh Bhoraskar, Scott Puckett, Andy Morgan, Ning Zhu, Qicheng Yu, Christopher Dillon, Bryce Gray, Jonathan Lanford, Matthew McShea, Ushma Mehta, Scott Bardsley, Peter R. Derounian, Ryan Bunch, Ralph Moore, Gerry Taylor:
A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither. VLSI Circuits 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.