"Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T ..."

Jinseok Kim et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778160

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/0004KKKKYK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/0004KKKKYK19
Jinseok Kim, Jongeun Koo, Taesu Kim, Yulhwa Kim, Hyungjun Kim, Seunghyun Yoo, Jae-Joon Kim:
Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array. VLSI Circuits 2019: 118-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.