"Hierarchical Retiming Including Pipelining."

Albert van der Werf et al. (1991)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2019-08-02

- no documents available
- export record
  dblp key:
  - conf/vlsi/WerfMMLV91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/WerfMMLV91
Albert van der Werf, B. T. McSweeney, Jef L. van Meerbergen, Paul E. R. Lippens, Wim F. J. Verhaegh:
Hierarchical Retiming Including Pipelining. VLSI 1991: 451-460

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.