"A soft error robust 32kb SRAM macro featuring access transistor-less 8T ..."

Jaspal Singh Shah, David Nairn, Manoj Sachdev (2012)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2012.6379045

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-06

- view
  - electronic edition via DOI (archived)
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/ShahNS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/ShahNS12
Jaspal Singh Shah, David Nairn, Manoj Sachdev:
A soft error robust 32kb SRAM macro featuring access transistor-less 8T cell in 65-nm. VLSI-SoC 2012: 275-278

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.