"Parallel Architecture and VLSI Implementation of a 80MHz 2D-DCT 80 MHz ..."

Wolfram Liebsch, K. Boettcher (1991)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2019-08-02

- no documents available
- export record
  dblp key:
  - conf/vlsi/LiebschB91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/LiebschB91
Wolfram Liebsch, K. Boettcher:
Parallel Architecture and VLSI Implementation of a 80MHz 2D-DCT 80 MHz 2D-DCT/ICDT Processor. VLSI 1991: 267-275

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.