"SystemVerilog-SystemC TestBench Architecture for VLSI Chip Design ..."

Mohammad Ismael, Ayman Hroub, Nasib Naser (2024)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC62099.2024.10767804

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/IsmaelHN24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/IsmaelHN24
Mohammad Ismael, Ayman Hroub, Nasib Naser:
SystemVerilog-SystemC TestBench Architecture for VLSI Chip Design Verification. VLSI-SoC 2024: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.