"Efficient DSP algorithm development for FPGA and ASIC technologies."

Shiv Balakrishnan, Chris Eddington (2007)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2007.4402492

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/BalakrishnanE07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/BalakrishnanE07
Shiv Balakrishnan, Chris Eddington:
Efficient DSP algorithm development for FPGA and ASIC technologies. VLSI-SoC 2007: 168-171

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.