"An FPGA-Based High-Frequency Trading System for 10 Gigabit Ethernet with a ..."

Yi-Chieh Kao, Hung-An Chen, Hsi-Pin Ma (2022)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT54769.2022.9768065

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/KaoCM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/KaoCM22
Yi-Chieh Kao, Hung-An Chen, Hsi-Pin Ma:
An FPGA-Based High-Frequency Trading System for 10 Gigabit Ethernet with a Latency of 433 ns. VLSI-DAT 2022: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.