"Column Scan Acceleration in Hybrid CPU-FPGA Systems."

Nusrat Jahan Lisa et al. (2018)

> Home

Details and statistics

DOI: —

access: open

type: Conference or Workshop Paper

metadata version: 2020-03-12

- view
  - electronic edition @ adms-conf.org (open access)
- export record
  dblp key:
  - conf/vldb/LisaUHLN018
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vldb/LisaUHLN018
Nusrat Jahan Lisa, Annett Ungethüm, Dirk Habich, Wolfgang Lehner, Tuan D. A. Nguyen, Akash Kumar:
Column Scan Acceleration in Hybrid CPU-FPGA Systems. ADMS@VLDB 2018: 22-33

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.