"A Configurable and Area Efficient Technique for Implementing Isolation ..."

Prokash Ghosh, Jyotirmoy Ghosh (2017)

> Home

Details and statistics

DOI: 10.1007/978-981-10-7470-7_59

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/GhoshG17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/GhoshG17
Prokash Ghosh, Jyotirmoy Ghosh:
A Configurable and Area Efficient Technique for Implementing Isolation Cells in Low Power SoC. VDAT 2017: 619-627

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.