"A Novel Input Capacitance Modeling Methodology for Nano-Scale VLSI ..."

Akhtar W. Alam et al. (2013)

> Home

Details and statistics

DOI: 10.1007/978-3-642-42024-5_6

access: closed

type: Conference or Workshop Paper

metadata version: 2023-12-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/AlamDMP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/AlamDMP13
Akhtar W. Alam, Esakkimuthu Dhakshinamoorthy, Prince Mathew, Narender Ponna:
A Novel Input Capacitance Modeling Methodology for Nano-Scale VLSI Standard Cell Library Characterization. VDAT 2013: 44-48

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.