"Parallel intra coding for HEVC on CPU plus GPU platform."

Juncheng Ma et al. (2015)

> Home

Details and statistics

DOI: 10.1109/VCIP.2015.7457815

access: closed

type: Conference or Workshop Paper

metadata version: 2018-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vcip/MaLWZM15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vcip/MaLWZM15
Juncheng Ma, Falei Luo, Shanshe Wang, Nan Zhang, Siwei Ma:
Parallel intra coding for HEVC on CPU plus GPU platform. VCIP 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.