"Coherence Stalls or Latency Tolerance: Informed CPU Scheduling for Socket ..."

Sharanyan Srikanthan, Sandhya Dwarkadas, Kai Shen (2016)

> Home

Details and statistics

DOI: —

access: open

type: Conference or Workshop Paper

metadata version: 2024-07-16

- view
  - electronic edition @ usenix.org (open access)
- export record
  dblp key:
  - conf/usenix/SrikanthanDS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/usenix/SrikanthanDS16
Sharanyan Srikanthan, Sandhya Dwarkadas, Kai Shen:
Coherence Stalls or Latency Tolerance: Informed CPU Scheduling for Socket and Core Sharing. USENIX ATC 2016: 323-336

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.