"Arithmetic circuit design with memristor based high fan-out logic gates."

Nagaraja Revanna, Earl E. Swartzlander Jr. (2016)

> Home

Details and statistics

DOI: 10.1109/UEMCON.2016.7777840

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/uemcom/RevannaS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/uemcom/RevannaS16
Nagaraja Revanna, Earl E. Swartzlander Jr.:
Arithmetic circuit design with memristor based high fan-out logic gates. UEMCON 2016: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.