![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Celerity Hardware Implementation of the AES with Data Parallel and ..."
Shouwen Yang et al. (2013)
- Shouwen Yang, Hui Li, Xiaotao Zhang, Gang Zhao:
Celerity Hardware Implementation of the AES with Data Parallel and Pipelining Architecture inside the Round Function. TrustCom/ISPA/IUCC 2013: 1690-1695
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.