"FPGA Implementation and Architecture Design of Polar Encoder for 5G-NR."

Harsha Rudramuniyappa et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TENCON58879.2023.10322438

access: closed

type: Conference or Workshop Paper

metadata version: 2023-12-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/tencon/RudramuniyappaSJASS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/tencon/RudramuniyappaSJASS23
Harsha Rudramuniyappa, Samudrala Soujanya, Rochak Jain, Naveed Anjum, Prem Singh, Ekant Sharma:
FPGA Implementation and Architecture Design of Polar Encoder for 5G-NR. TENCON 2023: 535-540

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.