"A Review of FPGA-based Graph Neural Network Accelerator Architectures."

Xiaojun Zhang et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3686490.3686539

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/spml/ZhangXKDG24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/spml/ZhangXKDG24
Xiaojun Zhang, Yongwang Xia, Ziyang Kang, Xiangbao Du, Jian Gao:
A Review of FPGA-based Graph Neural Network Accelerator Architectures. SPML 2024: 335-343

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.