"A gate sizing method for glitch power reduction."

Lei Wang et al. (2011)

> Home

Details and statistics

DOI: 10.1109/SOCC.2011.6085070

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/WangOBBBP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/WangOBBBP11
Lei Wang, Markus Olbrich, Erich Barke, Thomas Büchner, Markus Bühler, Philipp V. Panitz:
A gate sizing method for glitch power reduction. SoCC 2011: 24-29

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.