"A 45nm dual-port SRAM with write and read capability enhancement at low ..."

D. P. Wang et al. (2007)

> Home

Details and statistics

DOI: 10.1109/SOCC.2007.4545460

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/WangLYCLLLCH07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/WangLYCLLLCH07
D. P. Wang, Hung-Jen Liao, Hiroyuki Yamauchi, Y. H. Chen, Y. L. Lin, S. H. Lin, D. C. Liu, Huan-Cheng Chang, W. Hwang:
A 45nm dual-port SRAM with write and read capability enhancement at low voltage. SoCC 2007: 211-214

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.