"A systematic approach to synthesis of verification test-suites for modular ..."

Sudhakar Surendran, Rubin A. Parekhji, R. Govindarajan (2008)

> Home

Details and statistics

DOI: 10.1109/SOCC.2008.4641486

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/SurendranPG08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/SurendranPG08
Sudhakar Surendran, Rubin A. Parekhji, R. Govindarajan:
A systematic approach to synthesis of verification test-suites for modular SoC designs. SoCC 2008: 91-96

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.