"Optimal power-constrained SoC test schedules with customizable clock rates."

Vijay Sheshadri, Vishwani D. Agrawal, Prathima Agrawal (2012)

> Home

Details and statistics

DOI: 10.1109/SOCC.2012.6398360

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/SheshadriAA12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/SheshadriAA12
Vijay Sheshadri, Vishwani D. Agrawal, Prathima Agrawal:
Optimal power-constrained SoC test schedules with customizable clock rates. SoCC 2012: 271-276

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.