"A 1.62/2.7/5.4Gbps clock and data recovery circuit for DisplayPort 1.2."

Jin-Cheol Seo et al. (2012)

> Home

Details and statistics

DOI: 10.1109/SOCC.2012.6398380

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/SeoIYOABK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/SeoIYOABK12
Jin-Cheol Seo, Sang-Soon Im, Kwan-Hee Yoon, Seung-Wook Oh, Taek-Joon An, Gi-Yeol Bae, Jin-Ku Kang:
A 1.62/2.7/5.4Gbps clock and data recovery circuit for DisplayPort 1.2. SoCC 2012: 57-60

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.