"A High-Performance VLSI Architecture of the Present Cipher and its ..."

Jai Gopal Pandey et al. (2018)

> Home

Details and statistics

DOI: 10.1109/SOCC.2018.8618487

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/PandeyGNMKS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/PandeyGNMKS18
Jai Gopal Pandey, Tarun Goel, Mausam Nayak, Chhavi Mitharwal, Abhijit Karmakar, Raj Singh:
A High-Performance VLSI Architecture of the Present Cipher and its Implementations for SoCs. SoCC 2018: 96-101

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.