"TERA: A FPGA-based trace-driven emulation framework for designing on-chip ..."

Dan Liu et al. (2010)

> Home

Details and statistics

DOI: 10.1109/SOCC.2010.5784749

access: closed

type: Conference or Workshop Paper

metadata version: 2018-01-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/LiuFZTCW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/LiuFZTCW10
Dan Liu, Yi Feng, Jingjin Zhou, Dong Tong, Xu Cheng, Keyi Wang:
TERA: A FPGA-based trace-driven emulation framework for designing on-chip communication architectures. SoCC 2010: 182-187

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.