"A fully parallel content addressable memory design using multi-bank structure."

Shixiong Jiang et al. (2016)

> Home

Details and statistics

DOI: 10.1109/SOCC.2016.7905506

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/JiangSYS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/JiangSYS16
Shixiong Jiang, Vijayalakshmi Saravanan, Pengzhan Yan, Ramalingam Sridhar:
A fully parallel content addressable memory design using multi-bank structure. SoCC 2016: 338-343

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.