"Performance Modeling of VIA-Switch FPGA for Device-Circuit-Architecture ..."

Tatsuhiro Higuchi, Tohru Ishihara, Hidetoshi Onodera (2018)

> Home

Details and statistics

DOI: 10.1109/SOCC.2018.8618503

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/HiguchiIO18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/HiguchiIO18
Tatsuhiro Higuchi, Tohru Ishihara, Hidetoshi Onodera:
Performance Modeling of VIA-Switch FPGA for Device-Circuit-Architecture Co-Optimization. SoCC 2018: 112-117

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.