"Synthesizable delay line architectures for digitally controlled voltage ..."

Omar Haridy et al. (2012)

> Home

Details and statistics

DOI: 10.1109/SOCC.2012.6398374

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/HaridyKHI12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/HaridyKHI12
Omar Haridy, Harish Krishnamurthy, Amr Helmy, Yehea Ismail:
Synthesizable delay line architectures for digitally controlled voltage regulators. SoCC 2012: 72-77

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.