"Automated Deep Learning Platform for Accelerated Analog Circuit Design."

Rahul Dutta et al. (2022)

> Home

Details and statistics

DOI: 10.1109/SOCC56010.2022.9908139

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/DuttaJRJFC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/DuttaJRJFC22
Rahul Dutta, Ashish James, Salahuddin Raju, Yong-Joon Jeon, Chuan Sheng Foo, Kevin Tshun Chuan Chai:
Automated Deep Learning Platform for Accelerated Analog Circuit Design. SOCC 2022: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.