"FPGA-based match filter implementation in frequency domain using an ..."

Adnan Orduyilmaz et al. (2014)

> Home

Details and statistics

DOI: 10.1109/SIU.2014.6830470

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/siu/OrduyilmazKSYE14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/siu/OrduyilmazKSYE14
Adnan Orduyilmaz, Gokhan Kara, Mahmut Serin, Alper Yildirim, Murat Efe:
FPGA-based match filter implementation in frequency domain using an overlap-add method. SIU 2014: 1279-1282

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.