"Inverter based OTA Design Using gm=ID Transistor Sizing Technique."

Mesut Atasoyu (2021)

> Home

Details and statistics

DOI: 10.1109/SIU53274.2021.9477877

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/siu/Atasoyu21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/siu/Atasoyu21
Mesut Atasoyu:
Inverter based OTA Design Using gm=ID Transistor Sizing Technique. SIU 2021: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.