"Minimal complexity low-latency architectures for Viterbi decoders."

Renfei Liu, Keshab K. Parhi (2008)

> Home

Details and statistics

DOI: 10.1109/SIPS.2008.4671752

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/LiuP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/LiuP08
Renfei Liu, Keshab K. Parhi:
Minimal complexity low-latency architectures for Viterbi decoders. SiPS 2008: 140-145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.