"Design-Induced Latency Variation in Modern DRAM Chips: Characterization, ..."

Donghyuk Lee et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3078505.3078533

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-30

- view
  authority control:
- export record
  dblp key:
  - conf/sigmetrics/LeeKSGAPSM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sigmetrics/LeeKSGAPSM17
Donghyuk Lee, Samira Manabi Khan, Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu:
Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms. SIGMETRICS (Abstracts) 2017: 54

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.