"Poster: P4-DPLL: Accelerating SAT Solving Using Switching ASICs."

Jinghui Jiang et al. (2023)

> Home

Details and statistics

DOI: 10.1145/3603269.3610863

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sigcomm/JiangHXTS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sigcomm/JiangHXTS23
Jinghui Jiang, Zhenpei Huang, Qiao Xiang, Lu Tang, Jiwu Shu:
Poster: P4-DPLL: Accelerating SAT Solving Using Switching ASICs. SIGCOMM 2023: 1123-1125

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.