"P4-DPLL: accelerating SAT solving using switching ASICs."

Jinghui Jiang et al. (2022)

Details and statistics

DOI: 10.1145/3528082.3544835

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics