"Bolt: A Stateful Processor Interconnect."

Felix Sutton et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2809695.2809706

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sensys/SuttonZFLGGFBT15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sensys/SuttonZFLGGFBT15
Felix Sutton, Marco Zimmerling, Reto Da Forno, Roman Lim, Tonio Gsell, Georgia Giannopoulou, Federico Ferrari, Jan Beutel, Lothar Thiele:
Bolt: A Stateful Processor Interconnect. SenSys 2015: 267-280

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.