"FPGA Implementation of a Power-Efficient and Low-Memory Capacity Turbo ..."

Jie Zeng, Ming Zhan, Yaqin Shi (2018)

> Home

Details and statistics

DOI: 10.1109/SAHCN.2018.8397159

access: closed

type: Conference or Workshop Paper

metadata version: 2018-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/secon/ZengZS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/secon/ZengZS18
Jie Zeng, Ming Zhan, Yaqin Shi:
FPGA Implementation of a Power-Efficient and Low-Memory Capacity Turbo Decoding Architecture. SECON 2018: 474-476

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.