"Modeling shared cache and bus in multi-cores for timing analysis."

Sudipta Chattopadhyay, Abhik Roychoudhury, Tulika Mitra (2010)

> Home

Details and statistics

DOI: 10.1145/1811212.1811220

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/scopes/ChattopadhyayRM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/scopes/ChattopadhyayRM10
Sudipta Chattopadhyay, Abhik Roychoudhury, Tulika Mitra:
Modeling shared cache and bus in multi-cores for timing analysis. SCOPES 2010: 6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.