"A 2-Transistor Sub-1V Low Power Temperature Compensated CMOS Voltage ..."

Alfredo Olmos et al. (2014)

> Home

Details and statistics

DOI: 10.1145/2660540.2660994

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sbcci/OlmosBFCL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/OlmosBFCL14
Alfredo Olmos, Juan Pablo Martinez Brito, Fabrício Jorge Antunes Ferreira, Fernando Chávez, Marcelo Soares Lubaszewski:
A 2-Transistor Sub-1V Low Power Temperature Compensated CMOS Voltage Reference. SBCCI 2014: 26:1-26:5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.