"A 1.2 V, 80-230 MHz, 1.75 mW Phase Locked Loop N- Integer Clock Synthesizer."

Mateus Castro et al. (2023)

> Home

Details and statistics

DOI: 10.1109/SBCCI60457.2023.10261958

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sbcci/CastroMPL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/CastroMPL23
Mateus Castro, Leonardo Sulato de Moraes, Fabio Kelm Pereira, Eduardo Rodrigues de Lima:
A 1.2 V, 80-230 MHz, 1.75 mW Phase Locked Loop N- Integer Clock Synthesizer. SBCCI 2023: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.