"From VHDL Register Transfer Level to SystemC Transaction Level Modeling: A ..."

Ney Laert Vilar Calazans et al. (2003)

> Home

Details and statistics

DOI: 10.1109/SBCCI.2003.1232853

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  authority control:
- export record
  dblp key:
  - conf/sbcci/CalazansMHRMC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/CalazansMHRMC03
Ney Laert Vilar Calazans, Edson I. Moreno, Fabiano Hessel, Vitor M. da Rosa, Fernando Moraes, Everton Carara:
From VHDL Register Transfer Level to SystemC Transaction Level Modeling: A Comparative Case Study. SBCCI 2003: 355-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.