"An alternative logic approach to implement high-speed low-power full adder ..."

Mariano Aguirre, Mónico Linares Aranda (2005)

> Home

Details and statistics

DOI: 10.1145/1081081.1081125

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sbcci/AguirreL05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/AguirreL05
Mariano Aguirre, Mónico Linares Aranda:
An alternative logic approach to implement high-speed low-power full adder cells. SBCCI 2005: 166-171

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.